I am a Research Associate at the University of Cambridge Computer Laboratory. My research aims to produce smaller, faster and safer hardware using formal methods. I am currently working on the CAPcelerate Project, which extends CHERI capabilities to various classes of accelerators. My research interests include hardware security, high-level synthesis, formal methods and deep learning.
Please find my latest information on my personal website: https://jianyicheng.github.io